@@ -8,4 +8,5 @@ A typical design flow consists of creating a Vivado(ISE) project, creating model
## FPGAOL DEV BOARD schematic diagram
-<img src="img/board.svg" alt="scheme" style="zoom:150%;" />
+
+
