CHEN Yihui
f4fc5decdd
update doc
|
4 tahun lalu | |
|---|---|---|
| .. | ||
| img | 4 tahun lalu | |
| README.md | 4 tahun lalu | |
| ch1.md | 4 tahun lalu | |
| ch2.md | 4 tahun lalu | |
README.md
FPGAOL user guide
This tutorial guides you through the design flow using Xilinx software to create a project and testing on FPGAOL.
A typical design flow consists of creating a Vivado(ISE) project, creating model(s), assigning FPGAOL constraint file(s), optionally running behavioral simulation, generating the bitstream, and finally verifying the functionality on FPGAOL website.
FPGAOL DEV BOARD schematic diagram
