CHEN Yihui f4fc5decdd update doc il y a 4 ans
..
img f4fc5decdd update doc il y a 4 ans
README.md c2d0b75373 update img il y a 4 ans
ch1.md f4fc5decdd update doc il y a 4 ans
ch2.md f4fc5decdd update doc il y a 4 ans

README.md

FPGAOL user guide

This tutorial guides you through the design flow using Xilinx software to create a project and testing on FPGAOL.

A typical design flow consists of creating a Vivado(ISE) project, creating model(s), assigning FPGAOL constraint file(s), optionally running behavioral simulation, generating the bitstream, and finally verifying the functionality on FPGAOL website.

design flow

FPGAOL DEV BOARD schematic diagram